

Notice of References Cited

Application/Control No.

09/780,558

Applicant(s)/Patent Under
Reexamination
HATHAWAY ET AL.

Examiner

Helen B Rossoshek

Art Unit

2825

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,449,756	09-2002	Malik et al.	716/6
	B	US-6,334,205	12-2001	Iyer et al.	716/7
	C	US-6,292,924	09-2001	Pavisic et al.	716/1
	D	US-5,508,937	04-1996	Abato et al.	716/6
	E	US-2002/0166101	11-2002	Casavant	716/6
	F	US-6,463,572	10-2002	Pavisic et al.	716/5
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	RD 429080 A	01-2000			H03K 00/00
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Belkhale et al., "Timing analysis with known false sub graphs", Nov. 1995, Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995 IEEE/ACM International Conference on, Page(s): 736 -739			
	V	Goldberg et al., "Timing analysis with implicitly specified false paths", 3-7 Jan. 2000 , VLSI Design, 2000. Thirteenth International Conference on , Page(s): 518 -522			
	W	Sherman et al., "Algorithms for timing requirement analysis and generation", 12-15 June 1988, Design Automation Conference, 1988. Proceedings., 25t ACM/IEEE , Page(s): 724 -727			
	X				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.